|
|
|
Guide to the Design Of Current Feedback Control/ AN-4109 - Fairchild
Application Notes / (app note added 6/06) |
|
Guidelines for Implementing Low-Cost Ethernet on the Motherboard - (app note
added 6/07) |
|
Guidelines for Rc5035/36 Motherboard Designs/ AN-55 - Fairchild Application
Notes / (app note added 6/06) |
|
Hard Disk Drive - STMicroelectronics is designing and manufacturing its
latest generation of System on Chip hard disk drive applications that integrate ST
intellectual property including disk controller, read channel, serial ATA interface,
and memory all using the advanced CMOS90nm process. (electronic design idea
added 2/06) |
|
Hardened Ethernet cable goes underground - 2-Feb-06 Issue of EDN How
to environmentally "harden" a Category 5 UTP (unshielded-twisted-pair] cable....
[Design Idea by Philip Freidin, Fliptronics, Sunnyvale, CA; Edited by Brad Thompson
and Fran Granville] |
|
Hardware & Software Resolution for a Pointing Device - Microchip Application
Note Published 26-Aug-97 (app note added 06/06/06) |
|
Hardware add on provides mixed format multiply - 06/22/95 EDN-Design Ideas /
(added 2/06] Fixed-point-DSP users are aware of overflow problems that
frequently occur in current algorithms such as digital filtering. Many solutions to
problems such as floating point or block floating point exist; these methods, however,
are cumbersome and slow to execute on fixed-point machines. An alternative is to adopt
a mixed-number format consisting of an integer and a fractional part. This
technique is particularly attractive for fixed-point processors with wide data words
expressed in bits. An example is the 24-bit DSP56001 from Motorola. Fig 1 shows a
possible fit and the covered range for such a format.... EDN is migrating links. This
link is not verified. Google the "title" EDN for new link. |
|
Hardware histogram speeds ADC test - 13-Nov-03 Issue of EDN
Accumulating enough samples to effectively and accurately measure linearity errors in
pipeline converters at production test and minimizing test time are difficult enough.
Add to that multiple sites, multiple channels, and the expense of multiple
custom-instrument resources during periods of low capital expenditure, and engineers
must think creatively to increase throughput without sacrificing.... [Design Idea by
Tony Zizzo Jr, Texas Instruments, Tucson, AZ] |
|
Hardware Implementation Guide for Pi7c8140a - Pericom Semiconductor
Application Note # 07)2 (app note added 02/05) |
|
Hardware Implementation Guide for Pi7c8150 PC i-PC i Bridge - Pericom
Semiconductor Application Note # 055 (app note added 02/05) |
|
Hardware Implementation Guide for the Pi7c8148 - Pericom Semiconductor App
Note # 07)5 (app note added 02/05) |
|
Hardware Implementation Guide for the Pi7c8152 - Pericom Semiconductor
Application Note # 058 (app note added 02/05) |
|
Hardware Implementation Guide for the Pi7c8154 - Pericom Semiconductor
Application Note # 060 (app note added 02/05) |
|
HC08 FAN Timer - Simple circuit with 16-pin Nitron chip 68HC908, easy analog
setting, source code with ICC08. New s-record for 8-pin 68HC908QT2! (circuit
added 09/09) |
|
HC-11 Evaluation Board - Build a low-cost evaluation board for Motorola
68HC11. Downloadable BUFFALO V3.4 to 32kB SRAM for learning (circuit added
09/09) |
|
HDL basic training: Top down chip design using Verilog & VHDL - 10/24/96
EDN-Design Feature Increasingly complex ASIC and FPGA chips require you to shift from
schematic-based design to design based on Verilog or VHDL. Understanding the basics of
these languages and how you use them for designing AS ICs and FPGAs will help you go
with the HDL flow.... [Design Idea by —Douglas J Smith, VeriBest] |
