|
Gate Array Circuits
Page 2
Gate Arrays: #'s - B,
C, D - I,
J - P, Q - U,
V - Z
Last Updated on:
Friday, March 12, 2010 12:07 PM |
| |
|
|
Links to electronic circuits,
electronic schematics, designs for engineers, hobbyists, students & inventors:
|
|
Calculator - uses 8051 microcontroller and FPGA on XS40 Board to build
a simple calculator. (added 4/02) |
|
Calculator Program Evaluates Elliptic Filters - 03/31/05 EDN-Design Ideas: (design
idea added 11/05) Find poles and zeroes of elliptic-filter designs using
Darlington’s algorithm implemented on a calculator. |
|
Calculator program finds closest standard resistor values - 2/03/05 EDN-Design
Ideas:.....(design idea added 5/05) |
|
Camera Interface - project shows how a CMOS ‘Camera On a Chip’ image sensor can be
interfaced to an XSA-100 Board through an I2C bus. The pixel data is buffered in the
XSA-100 SDRAM and is then uploaded through the parallel port to be displayed on a PC.
(added 4/02) |
|
Circuit Allows High Speed Clock Multiplication - 05/02/02 EDN-Design Ideas: In
theory, synchronous clock multiplication is an easy task. A simple PLL with two
digital dividers—one inserted just after the VCO (voltage-controlled oscillator)and
the second one placed directly at the input of the phase detector—may do the job. The
flexibility of such a configuration allows for clock multiplication by any rational
number.....(design idea added 11/05) |
|
|
|
Circuit Protects FPGAs from killer SPICEs - 04/23/98 EDN-Design Ideas: [Note:
File contains many circuits, scroll to find this one] A project using Xilinx FPGAs
brought an interesting problem to light. When you turn on the board, one FPGA in
three succumbs to this problem. A lot of frustration and testing uncovered a
negative-going spike (Figure 1)in the 5V line from the dc/dc converter. The system
uses a dc/dc converter.....(design idea added 06/03) |
|
Circuit Provides Power Sequencing - 10/14/04 EDN-Design Ideas: AS ICs, FPGAs,
and DSPs can require multiple supply voltages with restrictions on their start-up
sequencing. Often, I/O voltages, which usually have the highest voltage, must come
up first, followed by all other voltage rails in a high-to-low order, with the
core voltage last. This scenario may also require that one supply rail not exceed
another by more than a diode drop; otherwise, excessive c.....(design idea added
10/05) |
|
Circuit sequences supplies for FPGAs - 01/23/03 EDN-Design Ideas: System
designers must consider the timing and voltage differences between core and I/O
power supplies (in other words, power-supply sequencing)during power-up and
power-down. The possibility of a latch-up failure or excessive current draw exists
when power-supply sequencing does not occur properly. The trigger for latch-up may
occur if power supplies apply different potentials to the core and.... (added
1/05) |
|
CMOS Gate Implements Reverse Phase Control - 05/21/98 EDN-Design Ideas: The
circuit in Figure 1 implements a "reverse" phase control, using only a single CMOS
4001 quad NOR gate. The circuit is known as a reverse phase control because,
unlike with common triac or SCR controls, conduction begins at the zero crossing
of the ac sine wave. Timing of the turn-off point .....(design idea added 2/06) |
|
Configuring HEART, statically or dynamically - (added 5/08) |
|
Connecting the PowerPC Processor to Hardware - (added 5/08) |
|
Converting your FPGA design from Hardware Interface Layer V1.x to V2.x -
(added 5/08) |
|
CPLD automatically powers itself off - 04/13/06 EDN-Design Ideas: Add a few
discrete components to a CPLD to implement a battery-powered system's power-down
circuit.....(design idea added 9/08) |
|
CPLD autonomously powers battery powered system - 04/12/07 EDN-Design Ideas:
(design idea added 4/07) |
|
CPLD Interface Files - for the XSV Board projects (Univ. of Queensland)
(added 4/02) |
|
CPLD’s internal oscillator performs autocalibration - 09/13/07 EDN-Design
Ideas: An autocalibration sequence synchronizes a CPLD's internal oscillator with
an external crystal oscillator, enabling ±0.3% accuracy.....(design idea added
09/08) |
|
|
|
|
|
| Gate Arrays:
#'s - B, C,
D - I, J - P,
Q - U,
V - Z |
|
|
